

*Received
1/21/99*

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application

Inventors: OM P. AGRAWAL et al.

Serial No.: 09/235,615

Filed: January 21, 1999

Title: **FPGA INTEGRATED CIRCUIT HAVING EMBEDDED
SRAM MEMORY BLOCKS WITH REGISTERED
ADDRESS AND DATA INPUT SECTIONS**



) PATENT APPLICATION

) Art Unit: 2819

)

)

)

CERTIFICATE OF MAILING UNDER 37 C.F.R. § 1.8

I hereby certify that this correspondence is being deposited in the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on February 24, 1999.



Gideon Gimlan, Esq., Reg. No. 31,955
Signature Date: February 24, 1999

(Attorney Signature)

RECEIVED
TECHNOLOGY CENTER
39 MAR -9 1999 142
C
O

REQUEST FOR CORRECTED FILING DATE AND FILING RECEIPT

Commissioner of Patents and Trademarks
Washington, D.C. 20231

Sir:

A Filing Receipt and a return receipt postcard for the above-identified application were received in our office bearing an incorrect filing date.

The application was mailed on January 21, 1999 by Express Mail. Enclosed is a copy of the Express Mail label EL069959392US.

It is hereby respectfully requested that the Patent Office correct its records to indicate a filing date of January 21, 1999 and issue a corrected Filing Receipt.

Please charge any fees deemed necessary to Deposit Account No. 06-1325.

Date: February 24, 1999



Respectfully submitted,

By: DR. DM

Gideon Gimlan, Esq., Reg. No. 31,955
Telephone: (408) 748-7300

FLIESLER, DUBB, MEYER & LOVEJOY
Four Embarcadero Center, Suite 400
San Francisco, California 94111-4156
Telephone: (415) 362-3800

RECEIVED
99 MAR -9 AM 8:42
TECHNOLOGY CENTER 2800

-2-

Attorney Docket No.: AMD18320MCF/GGG
ggg/amdiMatrix/8320.012

